Save as PDF
Opens your browser print dialog — select "Save as PDF" to download.
Total No. of Questions: 8]
[Total No. of Printed Pages: 2
[2]
Roll No .......................................
MEVD-301(B)
M.E./M.Tech., III Semester
Examination, November 2023
System On Chip (SOC) Design
(Elective-I)
Time : Three Hours
Maximum Marks : 70
Note: i) Attempt any five questions.
ii) All questions carry equal marks.
1. a)
Draw and explain the system-on-chip design flow diagram?
b)
Explain the concept of Programmable I/O blocks in FPGAs?
2. a)
Discuss SOC (On-Die) memory systems.
b)
Explain SOC system level interconnection of bus-based approach.
3. a)
Design a full adder and implement in sum of product form.
b)
Design an 8-bit serial-in and parallel-out shift register with flip-flops. Explain the operation with the help of timing waveforms.
4. a)
How are ARM instructions classified? Explain about ARM processor instructions with suitable examples.
b)
Explain about functions and procedures for ARM processor High Level language with suitable examples.
5. a)
Explain different programming technologies in FPGA.
b)
Explain the Verilog HDL program file structure with the syntax of a Verilog module declaration.
6. a)
Illustrate with Example the post connection rule of Verilog HDL programming.
b)
Compare the HDL programming to traditional software programming.
7. a)
Describe the Architecture of customizing instruction processor.
b)
Discuss the interrupts and exceptions in processor architecture.
8.
Write any three of the following.
a)
ARM MMU Architecture
b)
Substrate bias voltage VBB generator
c)
Simulation
d)
Multiplier